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Abstract
In this paper, we present the design of error-resilient machine learning architec-
tures by employing a distributed machine learning framework referred to as classi-
fier ensemble (CE). CE combines several simple classifiers to obtain a strong one.
In contrast, centralized machine learning employs a single complex block. We
compare the random forest (RF) and the support vector machine (SVM), which are
representative techniques from the CE and centralized frameworks, respectively.
Employing the dataset from UCI machine learning repository and architectural-
level error models in a commercial 45 nm CMOS process, it is demonstrated
that RF-based architectures are significantly more robust than SVM architectures
in presence of timing errors due to process variations in near-threshold voltage
(NTV) regions (0.3 V - 0.7 V). In particular, the RF architecture exhibits a detec-
tion accuracy (Pdet) that varies by 3.2% while maintaining a median Pdet ≥ 0.9
at a gate level delay variation of 28.9% . In comparison, SVM exhibits a Pdet that
varies by 16.8%. Additionally, we propose an error weighted voting technique that
incorporates the timing error statistics of the NTV circuit fabric to further enhance
robustness. Simulation results confirm that the error weighted voting achieves a
Pdet that varies by only 1.4%, which is 12× lower compared to SVM.
1 Introduction
Emerging applications such as recognition, mining, synthesis (RMS), rely on computationally in-
tensive machine learning algorithms to extract patterns from complex data. Conventionally, these
algorithms are deployed on large scale general-purpose computing platforms such as CPU and GPU-
based clusters, leading to significant cost in energy. Machine learning algorithms play an important
role in enabling in-situ data analytics employing energy-constrained embedded platforms. This strin-
gent energy constraint precludes the use of general-purpose hardware platforms, resulting in much
interest in dedicated integrated circuit implementation of machine learning kernels [4, 11]. These
implementations have shown to achieve a 252× energy reduction for convolutional neural network-
based vision system [4] and a 5.2× throughput enhancement for a k-nearest-neighbor (KNN) engine
[11] as compared to implementations on general-purpose platforms.
Conventionally, energy consumption of machine learning implementations is minimized by reduc-
ing the computational complexity, precision, and data movement [16]. Such techniques exploit the
algorithms’ intrinsic robustness to numerical errors. This intrinsic robustness can be exploited in
another way to further reduce energy - by implementing such kernels on circuit fabrics that operate
at the limits of energy efficiency and hence tend to be unreliable. Examples of such circuit fabrics
include near threshold voltage (NTV) CMOS [8], and emerging devices such as CNFET [18] and
spin [15]. For example, it has been shown that NTV operation achieves up to 10× energy savings,
but leads to increased delay variations as large as 14× [8]. Hardware errors are expected to be com-
mon place in scaled or beyond CMOS processes [15, 18], and there is great interest in understanding
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the behavior of machine learning architectures in presence of these errors.
The most common machine learning architecture is the centralized architecture (see Fig. 1(a)) where
a complex block such as the support vector machine (SVM) is employed to process all the input data.
However, the computational complexity of centralized architecture increases dramatically as a func-
tion of the non-linearity of the decision boundary [17]. The classifier ensemble (CE, see Fig. 1(b))
is a distributed architecture for machine learning which combines several weak (low-complexity)
classifiers to form a strong classifier. CE enables on-chip training due to its distributed nature, and
exhibits robustness to feature/label noise. Thus, it is of great importance to compare the robustness
and energy efficiency of distributed machine learning architectures designed using CE with central-
ized architectures such as SVM.
In this paper, we compare the robustness of distributed and centralized machine learning architec-
tures in presence of timing errors due to NTV operations. Specifically, we compare a CE method -
random forest (RF) - with SVM using architectural-level error models [19] in 45 nm CMOS. Em-
ploying the breast cancer data set in the UCI machine learning repository [1], we show that RF
achieves a detection accuracy (Pdet) that varies by 3.2% while maintaining a median Pdet ≥ 0.9
when operating with a gate level delay variation of 28.9%. This is 5× lower as compared to SVM.
We further propose a new error weighted voting to enhance the robustness of RF by employing the
timing error statistics of the NTV circuit fabric. Simulation results confirm that the proposed method
leads to a Pdet that varies by only 1.4%, which is 12× lower compared to SVM.
The rest of the paper is organized as follows. Section 2 provides the background for CE, SVM, and
the architectural level error models. Section 3 describes architectures for RF and SVM classifiers.
Section 4 presents simulation results validating the error models in a 45 nm CMOS process, and
employs these models to compare the detection accuracy of SVM, RF, and proposed RF with error
weighted voting scheme. Conclusions are presented in Section 5.
(a) (b)
Figure 1: Two distinct machine learning frameworks: a) centralized machine learning, and b) clas-
sifier ensemble.
2 Background
2.1 Classifier Ensemble (CE)
Classifier ensemble (also referred to as Multiple Classifier System) has been employed to enhance
the performance of single classifier system [6]. A wide variety of CE methods exist. In bootstrap
aggregating (bagging) [2], multiple training sets are generated from the original training set via
random sampling with replacement, in order to train multiple classifiers. Adaboost [9] is another
popular method for ensemble generation. The training samples are re-weighted after each iteration
so that the mis-classified samples get higher weights. Other methods such as randomness injection,
random subspace [10] and output coding [6] also exist.
RF is a CE method that combines random subspace and bagging, while employing an ensemble
of decision trees (DTs) as weak classifiers. It is a popular technique for classification, prediction,
variable selection, and has shown superior results compared to other linear and non-linear predictive
modeling techniques [3]. Advantages include parallel training, robustness to overfitting, ease of
design, the capability of getting out-of-bag (OOB) error estimate, and others.
In RF, the training set for each individual DT is generated using bagging. During the training of
each DT, a random subset of features are selected, and the best feature is selected to split the DT
according to an appropriate criterion. Several variations of RF exists based on the type of DT used as
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base classifiers. Classification and regression tree (CART) [3] employs the Gini index as a measure
of the impurity of nodes. ID3 [14] employs information gain as the criterion. C4.5 [14] improves
ID3 by using the information gain ratio.
2.2 Support Vector Machine
Support vector machine (SVM) [5] is a popular supervised learning method for classification and
regression. SVM operates by first training a model (the training phase) followed by test/classification
(the test phase). During the training phase, labeled feature vectors are used to train a model. During
the test phase, SVM produces a predictive label when provided with a new (test) feature vector.
SVM training can be formulated as the solution to the following optimization problem:
min 12‖w‖2 + C
∑
i
ξi
s.t.
ci(w
Txi−b) ≥ 1−ξi
ξi ≥ 0
where C is the cost factor, ξi is the soft margin, xi is the feature vector, ci is the label corresponding
to the feature vector xi, w is the weight vector, and b is the bias. It can be shown that the optimum
weights wo are represented as a linear combination of the feature vectors that lie on the margins,
i.e., support vectors. Kernel trick [5] can be employed to realize non-linear decision boundaries.
2.3 Computational Error Model
Timing errors occur in data-path circuits whenever a storage element captures an incorrect logic
value at its input. The probability of such an error event increases dramatically when circuits are
operating in NTV [8], i.e., supply voltages 0.3 V ≤ Vdd ≤ 0.7 V. The resulting timing errors are a
complex function of the circuit state, inputs, architecture, and the process technology. A statistical
model of such errors is therefore essential in order to understand the impact of errors on system
performance.
In this paper, the computed outputs and timing errors are treated as random variables (RVs). We
employ capital letters and small letters to denote a RV Y and its realization y, respectively. We
employ the following additive error model [19]:
ya = yo ⊕ η (1)
where ya = [yba,0, ....y
b
a,B−1]
T is the B-bit observed (erroneous) output of a pipeline stage which
is also a realization of the RV vector Ya = [Y ba,0, ....Y
b
a,B−1]
T , yo = [ybo,0, ....y
b
o,B−1]
T is the
ideal (error-free) output which is also a realization of the RV vector Yo = [Y bo,0, ....Y
b
o,B−1]
T ,
and η = [η0b, ....ηB−1b]T is the timing error vector which is also a realization of the RV vec-
tor N = [N b0 , ....NB−1
b]T , ⊕ is the element-wise addition in Galois Field over 2 (GF(2)), and
yba,i, y
b
o,i, η
b
i ∈ {0, 1} (i = 0, . . . , B − 1) are the B bits of ya, yo, and η, respectively.
During the error modeling phase, samples of the timing error η are obtained via HDL simulations.
Using these samples, we estimate the parameters of the error probability mass function (PMF)
P (η) for use in system simulations. Since the logic errors are bit-level events that are made de-
pendent by the structure of the logic network, the error bits follow a joint Bernoulli distribution.
The procedure to obtain an analytical model for P (η) begins by determining a latent Gaussian RV
U = [U0, ..., UB−1]T with mean vector µu and covariance matrix Cu which are chosen such that
P (η) can be expressed as:
P (η) = Φ([0, ...0]T ;Dµu,DCuD
T )
where
D =

(−1)ηb0 0 0
0
. . . 0
0 0 (−1)ηbB−1

and Φ(u;µu,Cu) is the cumulative distribution function of a multivariate Gaussian with mean vec-
tor µu and covariance matrix Cu. The mean vector µu and covariance matrix Cu are estimated
from error samples obtained via HDL simulations.
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During system simulations, we employ the following procedure to perform error injection: 1) gen-
erate samples u = [u1, . . . , uB−1]T of RV U , 2) employ the dichotomized Gaussian (DG) approxi-
mation [13] to generate ηbi from ui as follows:
ηbi =
{
1 ui ≥ 0
0 ui < 0
for (i = 0, 1..., B − 1) (2)
and 3) perform error injection by employing (1). In this paper, the error model P (η) and the error
injection procedure above are employed in system simulations in Section 4.
3 System Architecture
In this section, we present system architectures for RF and SVM classifiers. The RF classifier is
chosen as the implemented CE architecture due to its comparison based architecture which results
in simple base learner architecture. The polynomial SVM is chosen as the implemented central-
ized architecture as it offers a good trade-off between decision boundary flexibility and hardware
complexity [12].
3.1 The RF Architecture
The RF classifier is implemented using an ensemble of L two-stage DT classifiers (weak learners)
shown in Fig. 2(a). The lth DT is trained from a bootstrapped training set Sl obtained from the
original training set S , and processes the Ml-dimensional data vector xl = [xl,1, xl,2, . . . , xl,Ml ]T
obtained from the M -dimensional test data vector x (M Ml).
Stage 1 of the lth DT consists of a comparator array that computes sgn(xl,i−Tl,i) (l = 1, 2, . . . , L,
and i = 1, 2, . . . ,Ml) where Tl,is are the thresholds obtained via training. Stage 2 consists of a look
up table (LUT) which encodes the decision of each root-to-leaf path into a 1-bit output ya,l ∈ {0, 1}.
The outputs of the L DTs are combined via a voter block to generate the final decision. Each DT is
trained using the Gini index [3] as the training criterion.
Conventionally, a majority voter is employed to combine the outputs from all DTs as follows:
yˆa = maj(ya,1, ya,2, ..., ya,L)
where yˆa ∈ {0, 1} is the majority voter output, and ya,l is the lth DT output given by:
ya,l = yo,l ⊕ ηl
where yo,l ∈ {0, 1} is the error-free output and ηl ∈ {0, 1} is the timing error of the lth DT. The RF
with majority voter is denoted as RF-M. In case of binary classification, the majority voter can be
implemented as shown in Fig. 2(b).
In order to enhance the robustness of RF in presence of timing errors, we propose an error weighted
voting scheme where the timing error statistics are incorporated during the decision process. In order
to do so, we employ the maximum-a-posterior (MAP) criterion, i.e.:
yˆa = arg max
∀c∈C
P (c|x) (3)
where C is the label set, P (c|x) is the posterior probability of class label c conditioned on the test
data x. Thus:
P (c|x) =
L∑
l=1
P (c|Rl,x)P (Rl|x) (4)
=
L∑
l=1
P (c|Rl,x)P (Rl) (5)
≈
L∑
l=1
1{ya,l = c}pl (6)
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(a)
(b) (c)
Figure 2: System architecture for: a) the RF classifier with L DTs, b) the majority voter, and c) the
weighted voter.
where P (c|Rl,x) denotes the posterior probability of the class label, Rl is the event of the lth DT
being correct during the training phase, pl = P (Rl) is the probability of the event Rl, and 1{·}
denotes the indicator function. Equation (4) implies (5) because the test data x and event Rl are
independent, and (5) implies (6) because we assume the DT output has a probability mass of 1 at
the selected class label. The final decision yˆa is obtained from (3) by choosing the label c that
maximizes (6). Note that pl represents the decision accuracy of the lth DT in presence of timing
errors.
In the case of binary classification, one can simplify (3) using (6) into:
yˆa =
{
1 if
∑L
l=1 1{ya,l = 1}p′l > 12
0 otherwise
where p′l =
pl∑L
l=1 pl
and the voter can be implemented as shown in Fig. 2(c).
To incorporate the timing error statistics of each DT, we express pl in (6) as follows:
pl =
1∑
ηl=0
P (Rl, ηl) =
1∑
ηl=0
P (Rl|ηl)P (ηl) (7)
where P (Rl|ηl) is the probability of correct decision of the lth DT conditioned on ηl. The proba-
bilities P (Rl|ηl) and P (ηl) can be obtained during the training phase for each DT. For a RF binary
classifier, (7) can be simplified from the theorem of total probability as follows:
pl = P (Rl|ηl = 0)P (ηl = 0) + P (Rl|ηl = 1)P (ηl 6= 0)
= P (Rl|ηl = 0)(1− pηl) + P (Rl|ηl = 1)pηl (8)
In binary classification, the erroneous output of the lth DT can be expressed as:
ya,l = c⊕ ηl ⊕ el (9)
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where c, ηl, el denote the true label, timing error, and error due to noise in data, respectively. Thus,
the event Rl = {el ⊕ ηl = 0}, and we have:
P (Rl|ηl = 1) = P (el ⊕ ηl = 0|ηl = 1)
= P (el = 1|ηl = 1) (10)
= P (el = 1) (11)
= P (el = 1|ηl = 0)
= P (el ⊕ ηl = 1|ηl = 0)
= 1− P (el ⊕ ηl = 0|ηl = 0)
= 1− P (Rl|ηl = 0) (12)
where (10) to (11) comes from the independence of el and ηl. Substituting (12) into (8) leads to:
pl = P (Rl|ηl = 0)(1− pηl) + (1− P (Rl|ηl = 0))pηl (13)
where P (Rl|ηl = 0) can be obtained via performing validation using out-of-bag samples, and
pηl = P (ηl 6= 0) is the error rate of the lth DT. As indicated in 13, the error weighted voting
decreases the weight of the lth DT when its error rate increases. We denote RF with error weighted
voting scheme as RF-EW.
When error rate pηl = 0, the error weighted voting scheme reduces to the conventional weighted
voter [6] where pl = P (Rl|ηl = 0). The RF with conventional weighted voter is denoted as RF-W.
The performance of RF-EW improves when the DTs exhibit uncorrelated errors, i.e., the DT outputs
exhibit diversity in terms of error statistics. It is possible to enhance DT diversity by designing each
DT to have different: 1) algorithm (algorithmic diversity), 2) architecture (architectural diversity),
and 3) data-path precision (precisional diversity), across the DT ensemble. Precision has a signif-
icant impact on the timing error statistics since the hardware errors under investigation are due to
timing violations. Therefore, in this paper, the precision of each DT data-path in the RF-EW is
randomly assigned uniformly between 4b and 8b, leading to different critical path delays among the
DTs, and hence uncorrelated errors.
3.2 The SVM Architecture
The centralized machine learning algorithm employed in this paper is a second-order polynomial
kernel SVM described as:
yˆa = sgn(ya)
ya =
N∑
i=1
(βsTi x+ γ)
2
αi + b (14)
where x = [x1, x2, ..., xM ]T is the M dimensional test data vector, si = [s1, s2, ..., sM ]T is the ith
support vector, αi is the weight associated with si, b is the bias, β and γ are parameters of the poly-
nomial kernel, andN is the total number of support vectors (typicallyN M ). Direct computation
of (14) requiresO(NM) multiply-accumulate (MAC) operations. The following reformulation [12]
reduces the number of MAC operations to O(M2):
ya = x˜
TW˜x˜+ b (15)
W˜ =
N∑
i=1
αis˜is˜i
T
where W˜ is a precomputed weight matrix, x˜ =
[
1
x
]
, and s˜i =
[
γ
βsi
]
. Figure 3 shows a folded
SVM architecture implementing (15) where Stage 1 computes W˜x˜, and Stage 2 computes the dot
product between x˜ and Stage 1 output, and adds the bias term b.
3.3 System Analysis
The potential robustness improvement achieved by RF can be analyzed by inspecting the generalized
error E
[(
C − 1L
∑L
l=1 Yˆa,l
)2]
where C is the label and 1L
∑L
l=1 Yˆa,l is the RF output where equal
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Figure 3: System architecture for a second-order polynomial kernel SVM classifier.
weights in the voter is assumed for simplicity of analysis. Here the expectation is taken over the
distribution of the label C, the training set S, and the timing error N1, ..., NL.
We start by deriving the generalized error for a single DT defined as E[(C − Yˆa)2] where Yˆa is the
DT output. It can be shown that (see Appendix A):
E
[(
C − Yˆa
)2]
= σ2C + b
2 + σ2
Yˆa
(16)
where σ2C = E
[(
C−E[C])2] is the irreducible error (noise), b2 = (E[C]−E[Yˆa])2 is the bias term
and σ2
Yˆa
= E
[(
E[Yˆa]−Yˆa
)2]
is the variance of Yˆa. Such a decomposition identifies the contribution
of different error sources and allows one to understand the effect of CE in reducing these errors.
For CE, it can further be shown that the noise σ2C,RF and the bias b
2
RF (corresponding to the first two
terms in (16)) do not change, i.e., σ2C,RF = σ
2
C and b
2
RF = b
2, respectively. However, the output
variance σ2RF can be expressed as (see Appendix B):
σ2RF =
1
L
σ2
Yˆa
(17)
We can see from (17) that σ2RF is reduced by a factor of
1
L from σ
2
Yˆa
, and that for the RF to achieve a
lower variance, σ2
Yˆa
should be less thanL times the variance of the centralized system. The reduction
of variance leads to reduced generalized error and mis-classification rate.
4 Simulation Results
This section begins with the validation of the timing error model of Section 2.3 in a commercial
45 nm CMOS process. These timing error models are derived for the RF and SVM classifiers of
Fig. 2(a) and Fig. 3, respectively. Next, in Section 4.2, the detection accuracy of the SVM and RF
architectures are compared using the validated error models. We employ the Breast Cancer Wis-
consin dataset from UCI machine learning repository [1] which consists of labeled feature vectors
(benign vs. malignant) constructed from digitized images of fine needle aspirates (FNA) of patient
tissue. The SVM architecture being considered in this study consists of two types of MACs: Stage
1 employs 8 b input, 8 b coefficient, and Stage 2 employs 10 b input, 8 b coefficient MACs. The
conventional RF-M and RF-W have Stage 1 consisting of comparator arrays with 8 b input and 8 b
thresholds, and LUTs implemented as logic networks during the architecture generation. In the pro-
posed RF-EW, each DT is implemented using a randomly selected precision uniformly distributed
between 4 b and 8 b for both the input and the thresholds. These precisions were chosen to ob-
tain less than 0.5% degradation in Pdet compared to a floating point implementation. The RF is
trained by choosing randomly 3 features per node, and stopping the tree growth when the current
node is pure or contains less than or equal to 2 samples. We do not restrict the depth of the tree.
The complexities of the SVM and RF (with ensemble size L = 10) were found to be 1.63K and
1.47K 2-input NAND gate equivalents, respectively. In all cases, the parameters of SVM and RF
were trained assuming no timing errors. During simulation, 50% of the data is employed during the
training and testing, respectively.
7
(a) (b)
Figure 4: Error model generation and validation methodology: (a) model generation methodology,
and (b) validation using the SVM architecture (averaged over 30 SVM instances) operating at gate
level-delay variation of 2.8% - 33%.
4.1 Model Generation Methodology and Validation
The error model generation and validation methodology is shown in Fig. 4(a), and described below:
1. Characterize the gate delay distribution vs. operating voltage Vdd of basic gates using
HSPICE in NTV range 0.3 V-0.7 V.
2. Implement the SVM and RF architectures shown in Fig. 3 and Fig. 2(a), respectively, using
structural Verilog HDL using the basic gates characterized in Step 1.
3. Emulate process variations at NTV by generating multiple (30) architectural instances of
each type (SVM and RF) and assigning random gate delays obtained via sampling the gate
delay distributions obtained in Step 1. Note that the presence of process variation makes
the detection accuracy pdet = P (Yˆa = c) a RV, which we denote as Pdet.
4. Run HDL (bit and clock accurate) simulations of each instance using a characterization
dataset to obtain error samples η and classification accuracy Pdet−h for the two architec-
tures. The characterization dataset is obtained via sampling with replacement from the
application level data to emulate the input statistics.
5. Generate the error PMF P (η) employing the procedure described in Section 2.3 [19].
6. Run fixed-point MATLAB simulations using P (η) to inject errors for both SVM and RF
using the UCI dataset to obtain detection accuracy Pdet−s. Compare Pdet−s with Pdet−h.
Figure 4(b) plots the SVM detection accuracy Pdet−h obtained in Step 4 (HDL simulations using
gate delay distributions) and Pdet−s obtained in Step 6 (MATLAB simulations using P (η)) as a
function of gate-level delay variation (σ/µ)d. We find that the median Pdet−h (p¯det−h) and Pdet−s
(p¯det−s) differs by no more than 5% when (σ/µ)d varies between 2.8% and 33%. Figure 4(b)
also shows that the variation of Pdet−h increases as (σ/µ)d increases from 2.8% to 29%, and then
reduces because all the instances fail to perform correct classification for further increases in (σ/µ)d.
The variation in Pdet−h is also modeled accurately as the maximum and minimum values of Pdet−h
and Pdet−s differ by no more than 3% and 5%, respectively. Similar results were obtained for the
RF architecture as well. These results indicate that the timing error is well-modeled by its PMF
P (η), and that the system performance can be accurately estimated by employing the methodology
in Section 4.1.
4.2 Comparison of SVM and RF
4.2.1 Comparison of timing error rates
We first compare the timing error rates pη = P (η 6= 0) of SVM and RF obtained via HDL sim-
ulations as the voltage decreases in NTV. Figure 5(a) shows that the median timing error rate p¯η
8
(a)
(b) (c)
Figure 5: Robustness comparison in: a) error rate, b) the median detection accuracy p¯det , and c)
the standard deviation of detection accuracy σpdet for SVM classifier, RF-M with L = 1 (i.e. signle
DT), and RF-M (L = 10), RF-W (L = 10), and RF-EW (L = 10). Simulations were performed
over 30 instances.
increases by 500× from 2.1 × 10−3 to 0.99, and from 1.1 × 10−3 to 0.61 for SVM and RF, re-
spectively, as the voltage Vdd decreases from 0.7 V to 0.3 V, indicating that the RF architecture has
up to 4.5× lower timing error rate compared with SVM. The error rate of RF architecture is lower
because it has comparator blocks which have a much simpler data path compared with the MAC
units in SVM. Figure 5(a) also demonstrates that the gate level delay variation (σ/µ)d increases by
12× from 2.8% to 33% as the voltage Vdd decreases from 0.7 V to 0.3 V.
Next, we employ P (η) to inject errors in fixed-point MATLAB simulations of SVM and RF ar-
chitectures to compare their robustness to timing errors in NTV. All comparisons henceforth are in
terms of Pdet−s. Hence, we simplify the subscript and denote the detection accuracy as Pdet. Four
architectures are compared: 1) SVM, 2) RF with majority voter [3] (RF-M), 3) RF with weighted
majority voter [6] (RF-W), and 4) RF with the proposed error weighted voter (RF-EW). We will
compare the four architectures in terms of median (p¯det) and standard deviation (σpdet ) of detection
accuracy Pdet.
4.2.2 Comparison of p¯det
Figure 5(b) shows that RF has higher p¯det than SVM when the ensemble size L is sufficiently large.
Specifically, RF-M is able to maintain p¯det ≥ 0.9 for (σ/µ)d ≤ 28.9% with L = 10, whereas
SVM can only maintain the same performance for (σ/µ)d ≤ 11.7%. Additionally, RF-EW achieves
up to 3% higher p¯det compared with RF-W and RF-EW, and is able to maintain p¯det ≥ 0.9 for
(σ/µ)d ≤ 29.6%. Finally, Figure 5(b) further shows that RF with L = 10 is able to maintain
p¯det ≥ 0.9 even at (σ/µ)d of 28.9%. This indicates that RF architectures have a higher robustness
to timing errors compared with SVM in spite of its complexity being lower by 10% when L = 10.
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4.2.3 Comparison of σpdet
Figure 5(c) shows that σpdet is significantly reduced as L increases. RF-M achieves σpdet ≤
3.5× 10−4 when L = 10, which is 5X lower compared to SVM or RF-M with L = 1. This further
demonstrates that distributed architectures are inherently more robust to timing errors than central-
ized ones. Figure 5(c) also shows that RF-EW achieves σpdet ≤ 1.4×10−2 when (σ/µ)d ≤ 29.6%,
which is 12× and 3.5× lower compared to SVM and RF-W, respectively. This demonstrates that
incorporating timing error statistics into the decision making process enhances robustness. When
(σ/µ)d ≥ 30%, σpdet of RF-EW is higher than that of RF-M and RF-W because all instances of
RF-M and RF-W achieve a low Pdet ≈ 0.6, whereas some instances of RF-EW can still achieve a
Pdet ≥ 0.9, leading to increased σpdet .
To understand the robustness improvement achi-eved by RF, Fig. 6 shows that the RF output variance
σ2RF reduces from 0.16 to 0.02 as L increases from 1 to 25 when no precision diversity is employed.
The variance reduction is more significant when the ensemble size L is small, and slows down as
L further increases. This is because the independence assumption across the DTs is violated for
large L. Figure 6 also shows that σ2RF can be further reduced to 0.01 due to more uncorrelated error
statistics when precision diversity is employed as in the RF-EW. As shown in (16), the reduction of
variance leads to lower generalized error and higher Pdet.
Figure 6: The variance of RF output when (σ/µ)d = 29%.
.
5 Conclusion
In this paper, the inherent robustness of CE and centralized machine learning architectures in pres-
ence of timing violations is compared. It is shown that distributed architectures employing CE are
inherently more robust than centralized ones to timing errors. Furthermore, it is shown that the
algorithm itself can be adapted to further enhance the robustness. Such enhancement is achieved
by using error weighted voting during the decision combination, and employing precision diversity
in the architecture data path. The results demonstrate that in the CE framework, architectural level
information can be incorporated at the system level to achieve enhanced robustness. In the future,
architectural and algorithmic level diversity techniques can be employed to improve the robustness
of CE. In addition, the robustness of CE in presence of defects errors (stuck-at-faults) can also be
evaluated.
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A
In this appendix, we derive (16). In deriving the generalized error E[(C − Yˆa)2], the expectation
is taken over label C, the training set S, and the timing error N . Here S and N are independent.
Without loss of generality, we assume a fixed input X = x as suggested by [7] for notational
simplicity. Thus, (16) can be expressed as:
E
[(
C − Yˆa
)2]
= E
[(
C − E[C] + E[C]− Yˆa
)2]
= E
[
(C − E[C])2]+ E[(E[C]− Yˆa)2] (18)
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where we use the fact that
E
[(
C − E[C])(E[C]− Yˆa)]
= E
[
E
[
(C − E[C])(E[C]− Yˆa)|S,N
]]
= 0
The first term in (18) E
[
(C − E[C])2] is the noise σ2C . The second term in (18) can be further
decomposed as:
E
[(
E[C]− Yˆa
)2]
= E
[(
E[C]− E[Yˆa] + E[Yˆa]− Yˆa
)2]
(19)
= (E[C]− E[Yˆa])2 + E
[(
E[Yˆa]− Yˆa
)2]
= b2 + σ2
Yˆa
(20)
where in going from (19) to (20) we use the fact that
E
[(
E[C]− E[Yˆa]
)(
E[Yˆa]− Yˆa
)]
=
(
E[C]− E[Yˆa]
)
E
[
E[Yˆa]− Yˆa]
]
= 0
This completes the proof of (16).
B
In this appendix, we derive (17). In deriving the generalized error E[(C − 1L
∑L
l=1 Yˆa,l)
2], the
expectation is taken over C,S, and the timing error of the L DTs N1, . . . , NL. The generalized
error can be decomposed similar to (18) and (20) as follows:
E
[(
C − 1
L
L∑
l=1
Yˆa,l
)2]
= σ2C + b
2
RF + σ
2
RF
where σ2C = E
[(
C − E[C])2] is the noise term same as the first term in (18). Assuming Yˆa,l are
i.i.d with the same distribution as in the single DT Yˆa, the bias term b2RF can be simplified into:
b2RF =
(
E[C]− E[ 1
L
L∑
l=1
Yˆa,l]
)2
=
(
E[C]− E[Yˆa]
)2
which is the same as the first term in (20), and σ2RF can be simplified as follows:
σ2RF = E
[(
E[
1
L
L∑
l=1
Yˆa,l]− 1
L
L∑
l=1
Yˆa,l
)2]
=
1
L2
E
[( L∑
l=1
(E[Yˆa,l]− Yˆa,l)
)2]
(21)
=
1
L2
L∑
l=1
E
[(
E[Yˆa,l]− Yˆa,l
)2]
=
1
L
σ2
Yˆa
(22)
where (21) to (22) comes from the assumption on the independence of Yˆa,l. This completes the
proof of (17).
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